Skip to content

Scheduling algorithm for partially parallel architecture of LDPC decoder by matrix permutation.

In-Cheol Park, Se-Hyeon Kang

VenueCISCAS
Year2005
ProceedingsISCAS (6)

Browse the full ISCAS paper archive.