A self-checking cell logic block for fault tolerant FPGAs.

Salvatore Pontarelli, Gian Carlo Cardarilli, A. Leandri, Marco Ottavi, Marco Re, Adelio Salsano

Browse the full ISCAS paper archive.