Controller redesign based clock and register power minimization.

Srikunth Rao M., Soumitra Kumar Nandy

Browse the full ISCAS paper archive.