A novel reseeding mechanism for pseudo-random testing of VLSI circuits.

Jiann-Chyi Rau, Ying-Fu Ho, Po-Han Wu

Browse the full ISCAS paper archive.