Simultaneous gate sizing and Vt assignment using Fanin/Fanout ratio and Simulated Annealing.

Tiago Reimann, Gracieli Posser, Guilherme Flach, Marcelo O. Johann, Ricardo Reis

Browse the full ISCAS paper archive.