Synthesis of partition-codec architecture for low power and small area circuit design.

Shanq-Jang Ruan, Jen-Chiun Lin, Po-Hung Chen, Kun-Lin Tsai, Feipei Lai

Browse the full ISCAS paper archive.