A floorplan method for asynchronous circuits with bundled-data implementation on FPGAs.

Hiroshi Saito, Naohiro Hamada, Tomohiro Yoneda, Takashi Nanya

Browse the full ISCAS paper archive.