A compact and low power logic design for multi-pillar vertical MOSFETs.

Koji Sakui, Tetsuo Endoh

Browse the full ISCAS paper archive.