Delay analysis of sub-path on fabricated chips by several path-delay tests.

Takanobu Shiki, Yasuhiro Takashima, Yuichi Nakamura

Browse the full ISCAS paper archive.