A generalized timing-skew-free, multi-phase clock generation platform for parallel sampled-data systems.

Sai-Weng Sin, Seng-Pan U., Rui Paulo Martins

Browse the full ISCAS paper archive.