Harnessing Maximum Negative Capacitance Signature Voltage Window in P(VDF-TrFE) Gate Stack.

Khoirom Johnson Singh, Anand Bulusu, Sudeb Dasgupta

Browse the full ISCAS paper archive.