A novel methodology for designing high-performance and low-power FPGA interconnection targeting DSP applications.
Kostas Siozios, Dimitrios Soudris, Adonios Thanailakis
Browse the full ISCAS paper archive.
Kostas Siozios, Dimitrios Soudris, Adonios Thanailakis
Browse the full ISCAS paper archive.