Sub-50-mV Static Flip-Flop Consisting of Recursive Stacking Body-Bias Logic Gates for Extremely Low-Voltage VLSIs.

Shintaro Sumi, Hikaru Sebe, Daisuke Kanemoto, Tetsuya Hirose

Browse the full ISCAS paper archive.