Accelerating Vector Operations by Utilizing Reconfigurable Coprocessor Architectures.

Henrik Svensson, Thomas Lenart, Viktor wall

Browse the full ISCAS paper archive.