Skip to content

Design of a high-speed RSA encryption processor with built-in table for residue calculation of redundant binary numbers.

Nobuhiro Tomabechi, Teruki Ito

VenueCISCAS
Year2000
ProceedingsISCAS

Browse the full ISCAS paper archive.