Fast FPGA-based pipelined digit-serial/parallel multipliers.

Javier Valls, Trini Sansaloni, Marcos Martnez-Peir, Eduardo I. Boemo

Browse the full ISCAS paper archive.