Phase-locked loop architecture for adaptive jitter optimization.

Sokratis D. Vamvakos, Carl W. Werner, Borivoje Nikolic

Browse the full ISCAS paper archive.