A Multi-Bit PUF Architecture Using a 2T Sub-Threshold Voltage Divider.

Massimo Vatalaro, Raffaele De Rose, Vincenzo Maccaronio, Marco Lanuzza, Felice Crupi

Browse the full ISCAS paper archive.