High-level design synthesis with redundancy removal for high speed testable adders.

Meghanad D. Wagh, Chien-In Henry Chen

Browse the full ISCAS paper archive.