Skip to content

Design of an inter-plane circuit for clocked PLAs.

Chua-Chin Wang, Yu-Tsun Chien, Ying-Pei Chen

VenueCISCAS
Year2000
ProceedingsISCAS

Browse the full ISCAS paper archive.