A practical load-optimized VCO design for low-jitter 5 V 500 MHz digital phase-locked loop.

Chua-Chin Wang, Yu-Tsun Chien, Ying-Pei Chen

Browse the full ISCAS paper archive.