67.5-fJ Per Access 1-kb SRAM Using 40-nm Logic CMOS Process.

Chua-Chin Wang, Chien-Ping Kuo

Browse the full ISCAS paper archive.