A low power VLSI architecture of SOVA-based turbo-code decoder using scarce state transition scheme.

Yan Wang, Chi-Ying Tsui, Roger S. Cheng

Browse the full ISCAS paper archive.