A Low-Power 12-bit 2GS/s Time-Interleaved Pipelined-SAR ADC in 28nm CMOS Process.

Xiao Wang, Chengwei Wang, Fule Li, Zhihua Wang

Browse the full ISCAS paper archive.