Boosting Vector Instruction Throughput in RISC-V via a Hybrid Decoupled Architecture with VLIW-Driven Execution.

Weiying Wang, Qingchen Zhai, Ruozhou Xiao, Zhiwei Zhang

Browse the full ISCAS paper archive.