Skip to content

A VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem.

Che-Han Wu, Ming-Der Shieh, Chien-Hsing Wu, Ming-Hwa Sheu, Jia-Lin Sheu

VenueCISCAS
Year1999
ProceedingsISCAS (1)

Browse the full ISCAS paper archive.