Multilevel timing-constrained full-chip routing in hierarchical quad-grid model.

Jin-Tai Yan, Yen-Hsiang Chen, Chia-Fang Lee, Ming-Ching Huang

Browse the full ISCAS paper archive.