A High Performance Dual-Wordline RRAM Macro with Replica Bitline Delay Control Circuit.

Honghu Yang, Yongkang Han, Tianci Cai, Chengshuo Yu, Keji Zhou, Jianguo Yang

Browse the full ISCAS paper archive.