A 12-Bit 2-GS/s Pipelined ADC Front-End Stage with Aperture Error Tuning and Split MDAC.

Peilin Yang, Fule Li, Zhihua Wang

Browse the full ISCAS paper archive.