High-Speed Area-Efficient Adder Design with SET-MOS Technology.

Jingping Zhang, Chunhong Chen

Browse the full ISCAS paper archive.