A novel design of leading zero anticipation circuit with parallel error detection.

Ge Zhang, Zichu Qi, Weiwu Hu

Browse the full ISCAS paper archive.