MLC STT-RAM design considering probabilistic and asymmetric MTJ switching.

Yaojun Zhang, Lu Zhang, Yiran Chen

Browse the full ISCAS paper archive.