Skip to content

A 1.8-ns, 45fJ/bit Time-Domain Sensing Scheme with Offset-Cancelled Resistance-to-Time Converter and 10

Shigeng Zhao, Hao Ding, Yunfan Yang, Jinshan Li, Zhuoya Chen, Xing Zhang, Zongwei Wang, Yimao Cai

VenueCISCAS
Year2026
ProceedingsISCAS

Browse the full ISCAS paper archive.