An efficient stream memory architecture for heterogeneous multicore processor.

Rangyu Deng, Weixia Xu, Qiang Dou, Hongwei Zhou, Zefu Dai, Haiyan Chen

Browse the full ISCC paper archive.