An Efficient Heuristic for Minimizing Maximum Lateness on Parallel Batch Machines.

Tsung-Che Chiang, Hsueh-Chien Cheng, Li-Chen Fu

Browse the full ISDA paper archive.