A 1kb 9T subthreshold SRAM with bit-interleaving scheme in 65nm CMOS.

Ming-Hung Chang, Yi-Te Chiu, Shu-Lin Lai, Wei Hwang

Browse the full ISLPED paper archive.