Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI.

Yiran Chen, Hai Li, Jing Li, Cheng-Kok Koh

Browse the full ISLPED paper archive.