Integrated architectural/physical planning approach for minimization of current surge in high performance clock-gated microprocessors.

Yiran Chen, Kaushik Roy, Cheng-Kok Koh

Browse the full ISLPED paper archive.