Processor caches with multi-level spin-transfer torque ram cells.

Yiran Chen, Weng-Fai Wong, Hai Li, Cheng-Kok Koh

Browse the full ISLPED paper archive.