A preactivating mechanism for a VT-CMOS cache using address prediction.

Ryo Fujioka, Kiyokazu Katayama, Ryotaro Kobayashi, Hideki Ando, Toshio Shimada

Browse the full ISLPED paper archive.