Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation.

Kanad Ghose, Milind B. Kamble

Browse the full ISLPED paper archive.