Retiming-based logic synthesis for low-power.

Yu-Lung Hsu, Sying-Jyan Wang

Browse the full ISLPED paper archive.