Slope interconnect effort: gate-interconnect interdependentdelay model for CMOS logic gates.

Myeong-Eun Hwang, Seong-Ook Jung, Kaushik Roy

Browse the full ISLPED paper archive.