Skip to content

An energy-delay efficient 2-level data cache architecture for embedded system.

Jongmin Lee, Soontae Kim

VenueAISLPED
Year2009
ProceedingsISLPED

Browse the full ISLPED paper archive.