A low-power VLSI architecture for turbo decoding.

Seok-Jun Lee, Naresh R. Shanbhag, Andrew C. Singer

Browse the full ISLPED paper archive.