An efficient chip-level time slack allocation algorithm for Dual-Vdd FPGA power reduction.

Yan Lin, Yu Hu, Lei He, Vijay Raghunat

Browse the full ISLPED paper archive.