Skip to content

Low-power VLSI decoder architectures for LDPC codes.

Mohammad M. Mansour, Naresh R. Shanbhag

VenueAISLPED
Year2002
ProceedingsISLPED

Browse the full ISLPED paper archive.