A shared-bitline SRAM cell architecture for 1-V ultra low-power word-bit configurable macrocells.

Hiroki Morimura, Satoshi Shigematsu, Shinsuke Konaka

Browse the full ISLPED paper archive.