A clock delayed sleep mode domino logic for wide dynamic OR gate.

Kwang-Il Oh, Lee-Sup Kim

Browse the full ISLPED paper archive.