Column-selection-enabled 8T SRAM array with ~1R/1W multi-port operation for DVFS-enabled processors.

Sang Phill Park, Soo Youn Kim, Dongsoo Lee, Jae-Joon Kim, W. Paul Griffin, Kaushik Roy

Browse the full ISLPED paper archive.